TP2522 fet equivalent, p-channel vertical dmos fet.
*
–2.4V Maximum Low Threshold
* High Input Impedance
* 125 pF Maximum Low Input Capacitance
* Fast Switching Speeds
* Low On-Resistanc.
* Logic-Level Interfaces (Ideal for TTL and CMOS)
* Solid-State Relays
* Battery-Operated Systems
* Phot.
The TP2522 low-threshold, Enhancement-mode (normally-off) transistor uses a vertical DMOS structure and a well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors a.
Image gallery
TAGS