TP2520 - P-Channel Vertical DMOS FET

Microchip

General Description

The TP2520 low-threshold, Enhancement-mode (normally-off) transistor uses a vertical DMOS structure and a well-proven silicon-gate manufacturing process.

Key Features

2.4V Maximum Low Threshold.
High Input Impedance.
125 pF Maximum Low Input Capacitance.
Fast Switching Speeds.
Low On-Resistance.
Free from Secondary Breakdown.
Low Input and Output Leakage.

📥 Download Datasheet

TP2520 p-channel vertical dmos fet by Microchip - Datasheet Preview

Datasheet Details

Part number	TP2520
Manufacturer	Microchip
File Size	307.12 KB
Description	P-Channel Vertical DMOS FET
Datasheet	TP2520 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
TP2520	P-Channel Enhancement-Mode Vertical DMOS FETs	Supertex Inc
TP2522	P-Channel Enhancement-Mode Vertical DMOS FETs	Supertex Inc
TP2502	P-Channel Enhancement-Mode Vertical DMOS FETs	Supertex Inc
TP250A	Current Transducers	Topstek
TP2510	P-Channel Enhancement-Mode Vertical DMOS FETs	Supertex Inc

Other Datasheets by Microchip

Part Number	Description
TP2522	P-Channel Vertical DMOS FET
TP2502	P-Channel Vertical DMOS FET
TP2535	P-Channel Vertical DMOS FETs
TP2540	P-Channel Vertical DMOS FET
TP2104	P-Channel Vertical DMOS FET

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

TP2520 P-Channel Enhancement-Mode Vertical DMOS FET Features • –2.4V Maximum Low Threshold • High Input Impedance • 125 pF Maximum Low Input Capacitance • Fast Switching Speeds • Low On-Resistance • Free from Secondary Breakdown • Low Input and Output Leakage Applications • Logic-Level Interfaces (Ideal for TTL and CMOS) • Solid-State Relays • Battery-Operated Systems • Photovoltaic Drives • Analog Switches • General Purpose Line Drivers • Telecommunication Switches General Description The TP2520 low-threshold, Enhancement-mode (normally-off) transistor uses a vertical DMOS structure and a well-proven silicon-gate manufacturing process.