Datasheet4U Logo Datasheet4U.com

SY89874U - Programmable Clock Divider/Fanout Buffer

Description

This low-skew, low-jitter device is capable of accepting a high-speed (e.g., 622 MHz or higher) CML, LVPECL, LVDS, or HSTL clock input signal and dividing down the frequency using a programmable divider ratio to create a frequency-locked, lower speed version of the input clock.

Features

  • Integrated Programmable Clock Divider and 1:2 Fanout Buffer.
  • Guaranteed AC Performance over Temperature and Voltage: - >2.5 GHz fMAX -.

📥 Download Datasheet

Datasheet Details

Part number SY89874U
Manufacturer Microchip
File Size 1.28 MB
Description Programmable Clock Divider/Fanout Buffer
Datasheet download datasheet SY89874U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY89874U Programmable Clock Divider/Fanout Buffer Micrel Semiconductor
SY89874AU 2.5GHz Any-In to LVPECL Programmable Clock Divider/Fanout Buffer Micrel Semiconductor
SY89871U 2.5GHz Any Diff. In-To-LVPECL Programmable Clock Divider/Fanout Buffer Micrel Semiconductor
SY89872U IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER Micrel Semiconductor
SY89873L IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER FANOUT BUFFER W/ INTERNAL TERMINATION Micrel Semiconductor

Other Datasheets by Microchip

Part Number Description
SY89297U Precision CML Dual-Channel Programmable Delay
SY89306V 3.3V/5V 2.5GHz Differential PECL/ECL Receiver/Buffer
SY88303BL 3.2 Gbps CML Limiting Post Amplifier
SY88343BL 3.2 Gbps CML Limiting Post Amplifier
SY88403BL 3.3V 4.25 Gbps CML Low-Power Limiting Post Amplifier

Full PDF Text Transcription

Click to expand full text
SY89874U 2.5 GHz, Any Differential In-to-LVPECL, Programmable Clock Divider/Fanout Buffer with Internal Termination Features • Integrated Programmable Clock Divider and 1:2 Fanout Buffer • Guaranteed AC Performance over Temperature and Voltage: - >2.5 GHz fMAX - <250 ps tr/tf - <15 ps Within-Device Skew • Low Jitter Design: - <10 psPP Total Jitter - <1 psRMS Cycle-to-Cycle Jitter • Unique Input Termination and VT Pin for DC-Coupled and AC-Coupled Inputs; CML, PECL, LVDS, and HSTL • TTL/CMOS Inputs for Select and Reset • 100KEP-Compatible LVPECL Outputs • Parallel Programming Capability • Programmable Divider Ratios of 1, 2, 4, 8, and 16 • Low-Voltage Operation: 2.5V or 3.
Published: |