* C Compiler Optimized RISC Architecture
* Operating Speed:
  – DC-32 MHz clock input
  – 125 ns minimum instruction time
* 16-Lev.

The CLB is comprised of 32 individual logic elements. Each logic element’s Look Up Table (LUT) based design offers vast.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts