Datasheet4U Logo Datasheet4U.com

SY89852U - Precision Low Power Differential 2:1 LVPECL MUX

Description

The SY89852U is a 2.5V/3.3V precision, highspeed, 2:1 differential MUX capable of handling clocks up to 2.5GHz and data streams up to 2.5Gbps.

Features

  • Precision Edge®.
  • Provides a low jitter copy of the selected input.
  • Superior alternative to the EP58 2:1 MUX.
  • Low power: 58mW (2.5V nominal, no load).
  • Guaranteed AC performance over temperature and supply voltage:.
  • DC- to > 2.5Gbps data rate throughput.
  • DC- to > 2.5GHz clock fMAX.
  • < 340ps In-to-Out tpd.
  • < 180ps tr/tf time.
  • Ultra-low Jitter Design:.

📥 Download Datasheet

Datasheet Details

Part number SY89852U
Manufacturer Micrel Semiconductor
File Size 474.48 KB
Description Precision Low Power Differential 2:1 LVPECL MUX
Datasheet download datasheet SY89852U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY89874U Programmable Clock Divider/Fanout Buffer Microchip
SY89206V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89216V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89230U Clock Divider Micrel
SY89231U Clock Divider Micrel

Other Datasheets by Micrel Semiconductor

Part Number Description
SY89850U Precision Low-Power LVPECL Line Driver/Receiver
SY89851U 1:2 LVPECL Fanout Buffer/Translator
SY898530U 500MHz 1:16 3.3V-to-2.5/3.3V LVPECL Fanout Buffer
SY898533L Precision Differential 3.3V Low Skew LVPECL 1:4 Fanout Buffer
SY898535XL 1:4 Crystal Oscillator/LVCMOS/LVTTL to LVPECL Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SY89852U Precision Low Power Differential 2:1 LVPECL MUX with Internal Termination General Description The SY89852U is a 2.5V/3.3V precision, highspeed, 2:1 differential MUX capable of handling clocks up to 2.5GHz and data streams up to 2.5Gbps. The differential input includes Micrel’s unique, patent pending 3-pin input termination architecture that allows users to interface to any differential signal (AC- or DC-coupled) as small as 100mV (200mVpp) without any level shifting or termination resistor networks in the signal path. The unique, patent input isolation design minimizes crosstalk minimizing crosstalk induced jitter. The outputs are 800mV LVPECL, with extremely fast rise/fall time guaranteed to be less than 180ps. The SY89852U operates from a 2.5V ±5% supply or a 3.
Published: |