KK4027B - Dual JK Flip-Flop

KODENSHI KOREA

Datasheet Details

independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Reset and Set are independent and override the J, K, or Clock inputs. The outputs are buffered for best system performance.
Operating Voltage Range: 3.0 to 18 V.
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C.
Noise margin (over full packa.

📁 KK4027B Similar Datasheet

Other Datasheets by KODENSHI KOREA

KK4020B - 14 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS
KK4021B - 8-Bit Shift Register High-Voltage Silicon-Gate CMOS
KK4023B - Triple 3-Input NAND Gate High-Voltage Silicon-Gate CMOS
KK4024B - 7 Stage Ripple-Carry Binary Counter/Divider High-Voltage Silicon-Gate CMOS
KK4025B - Triple 3-Input NOR Gate High-Voltage Silicon-Gate CMOS
KK4028B - BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS

Published: Aug 15, 2009 |