900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Intersil Electronic Components Datasheet

CD4093BMS Datasheet

CMOS Quad 2-Input NAND Schmitt Triggers

No Preview Available !

DATASHEET
CD4093BMS
CMOS Quad 2-Input NAND Schmitt Triggers
FN3330
Rev 0.00
December 1992
Features
• High Voltage Types (20V Rating)
• Schmitt Trigger Action on Each Input With No External
Components
• Hysteresis Voltage Typically 0.9V at VDD = 5V and
2.3V at VDD = 10V
• Noise Immunity Greater than 50%
• No Limit on Input Rise and Fall Times
• Standardized, Symmetrical Output Characteristics
• 100% Tested for Quiescent Current at 20V
• Maximum Input Current of 1A at 18V Over Full Pack-
age Temperature Range, 100nA at 18V and +25oC
• 5V, 10V and 15V Parametric Ratings
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Pinout
CD4093BMSMS
TOP VIEW
A1
B2
J=A·B 3
K=C·D 4
C5
D6
VSS 7
14 VDD
13 H
12 G
11 M = G · H
10 L = E · F
9F
8E
Functional Diagram
Applications
• Wave and Pulse Shapers
• High Noise Environment Systems
• Monostable Multivibrators
• Astable Multivibrators
• NAND Logic
Description
CD4093BMS consists of four Schmitt trigger circuits. Each
circuit functions as a two input NAND gate with Schmitt trig-
ger action on both inputs. The gate switches at different
points for positive and negative going signals. The difference
between the positive voltage (VP) and the negative voltage
(VN) is defined as hysteresis voltage (VH) (see Figure 1).
The CD4093BMS is supplied in these 14 lead outline pack-
ages:
Braze Seal DIP H4H
Frit Seal DIP
H1B
Ceramic Flatpack H3W
A1
B2
J3
K4
C5
D6
VSS 7
J=A·B
14 VDD
13 H
K=C·D
L=E·F
12 G
11 M
10 L
9F
M=G·H 8 E
FN3330 Rev 0.00
December 1992
Page 1 of 9


Intersil Electronic Components Datasheet

CD4093BMS Datasheet

CMOS Quad 2-Input NAND Schmitt Triggers

No Preview Available !

CD4093BMS
Absolute Maximum Ratings
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V
(Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V
DC Input Current, Any One Input  10mA
Operating Temperature Range . . . . . . . . . . . . . . . . -55oC to +125oC
Package Types D, F, K, H
Storage Temperature Range (TSTG) . . . . . . . . . . . -65oC to +150oC
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265oC
At Distance 1/16 1/32 Inch (1.59mm 0.79mm) from case for
10s Maximum
Reliability Information
Thermal Resistance . . . . . . . . . . . . . . . .
Ceramic DIP and FRIT Package . . . . .
80oCja/W
20oCjc/W
Flatpack Package . . . . . . . . . . . . . . . . 70oC/W
20oC/W
Maximum Package Power Dissipation (PD) at +125oC
For TA = -55oC to +100oC (Package Type D, F, K) . . . . . . 500mW
For TA = +100oC to +125oC (Package Type D, F, K) . . . . . Derate
Linearity at 12mW/oC to 200mW
Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
For TA = Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175oC
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
Supply Current
SYMBOL
CONDITIONS (NOTE 1)
IDD VDD = 20V, VIN = VDD or GND
Input Leakage Current
VDD = 18V, VIN = VDD or GND
IIL VIN = VDD or GND VDD = 20
Input Leakage Current
VDD = 18V
IIH VIN = VDD or GND VDD = 20
Output Voltage
Output Voltage
Output Current (Sink)
Output Current (Sink)
Output Current (Sink)
Output Current (Source)
Output Current (Source)
Output Current (Source)
Output Current (Source)
N Threshold Voltage
P Threshold Voltage
Functional
Positive Trigger
Threshold Voltage
Positive Trigger
Threshold Voltage
Negative Trigger
Threshold Voltage
Negative Trigger
Threshold Voltage
Hysteresis Voltage
Hysteresis Voltage
VOL15
VOH15
IOL5
IOL10
IOL15
IOH5A
IOH5B
IOH10
IOH15
VNTH
VPTH
F
VP5V
VP15V
VP5V
VN5V
VN15V
VN5V
VH5V
VH15V
VH5V
VDD = 18V
VDD = 15V, No Load
VDD = 15V, No Load (Note 5)
VDD = 5V, VOUT = 0.4V
VDD = 10V, VOUT = 0.5V
VDD = 15V, VOUT = 1.5V
VDD = 5V, VOUT = 4.6V
VDD = 5V, VOUT = 2.5V
VDD = 10V, VOUT = 9.5V
VDD = 15V, VOUT = 13.5V
VDD = 10V, ISS = -10A
VSS = 0V, IDD = 10A
VDD = 2.8V, VIN = VDD or GND
VDD = 20V, VIN = VDD or GND
VDD = 18V, VIN = VDD or GND
VDD = 3V, VIN = VDD or GND
VDD = 5V (Note 2)
VDD = 15V (Note 3)
VDD = 5V (Note 4)
VDD = 5V (Note 2)
VDD = 15V (Note 3)
VDD = 5V (Note 4)
VDD = 5V (Note 2)
VDD = 15V (Note 3)
VDD = 5V (Note 4)
GROUP A
SUBGROUPS TEMPERATURE
LIMITS
MIN MAX UNITS
1
+25oC
- 2 A
2
+125oC
- 200 A
3
-55oC
- 2 A
1
+25oC
-100
-
nA
2
+125oC
-1000 -
nA
3
-55oC
-100
-
nA
1
+25oC
- 100 nA
2
+125oC
- 1000 nA
3
-55oC
- 100 nA
1, 2, 3
+25oC, +125oC, -55oC -
50 mV
1, 2, 3
+25oC, +125oC, -55oC 14.95
-
V
1
+25oC
0.53 - mA
1
+25oC
1.4 - mA
1
+25oC
3.5 - mA
1
+25oC
- -0.53 mA
1
+25oC
- -1.8 mA
1
+25oC
- -1.4 mA
1
+25oC
- -3.5 mA
1
+25oC
-2.8 -0.7
V
1
+25oC
0.7 2.8
V
7
+25oC
VOH > VOL < V
7
+25oC
VDD/2 VDD/2
8A +125oC
8B -55oC
1, 2, 3
+25oC, +125oC, -55oC 2.2
3.6
V
1, 2, 3
+25oC, +125oC, -55oC 6.8 10.8
V
1, 2, 3
+25oC, +125oC, -55oC 2.6
4.0
V
1, 2, 3
1, 2, 3
1, 2, 3
+25oC, +125oC, -55oC
+25oC, +125oC, -55oC
+25oC, +125oC, -55oC
0.9
4.0
1.4
2.8
7.4
3.2
V
V
V
1, 2, 3
1, 2, 3
1, 2, 3
+25oC, +125oC, -55oC
+25oC, +125oC, -55oC
+25oC, +125oC, -55oC
0.3
1.6
0.3
1.6
5.0
1.6
V
V
V
NOTES: 1. All voltages referenced to device GND, 100% testing being 4. Input on terminals 1 and 2, 5 and 6, 8 and 9, or 12 and 13
implemented.
5. For accuracy, voltage is measured differentially to VDD. Limit
2. Inputs on terminals 1, 5, 8, 12
is 0.050V max.
3. Input on Terminal 1
FN3330 Rev 0.00
December 1992
Page 2 of 9


Part Number CD4093BMS
Description CMOS Quad 2-Input NAND Schmitt Triggers
Maker Intersil Corporation
PDF Download

CD4093BMS Datasheet PDF






Similar Datasheet

1 CD4093BM Quad 2-Input NAND Schmitt Trigger
National Semiconductor
2 CD4093BMS CMOS Quad 2-Input NAND Schmitt Triggers
Intersil Corporation





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy