Datasheet4U Logo Datasheet4U.com

IDT5T9306 - 2.5V LVDS 1:6 CLOCK BUFFER TERABUFFER II

Description

The IDT5T9306 2.5V differential clock buffer is a user-selectable differential input to six LVDS outputs.

The fanout from a differential input to six LVDS outputs reduces loading on the preceding driver and provides an efficient clock distribution network.

Features

  • Guaranteed Low Skew < 25ps (max) Very low duty cycle distortion < 125ps (max) High speed propagation delay < 1.75ns (max) Additive phase jitter, RMS 0.159ps (typical) @ 125MHz Up to 1GHz operation Selectable inputs Hot insertable and over-voltage tolerant inputs 3.3V / 2.5V LVTTL, HSTL, eHSTL,.

📥 Download Datasheet

Datasheet Details

Part number IDT5T9306
Manufacturer Integrated Device Technology
File Size 244.95 KB
Description 2.5V LVDS 1:6 CLOCK BUFFER TERABUFFER II
Datasheet download datasheet IDT5T9306 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT5T9050 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER JR Integrated Device
IDT5T940 PRECISION CLOCK GENERATOR OC-192 APPLICATIONS Integrated Device
IDT5T30553 LOW SKEW 1 TO 4 CLOCK BUFFER Renesas
IDT5T30553 LOW SKEW 1 TO 4 CLOCK BUFFER IDT
IDT54AHCT138 High Speed CMOS 1-of-8 Decoder IDT

Other Datasheets by Integrated Device Technology

Part Number Description
IDT5T9310 2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II
IDT5T9316 2.5V LVDS 1:16 CLOCK BUFFER TERABUFFER II
IDT5T93GL02 2.5V LVDS 1:2 GLITCHLESS CLOCK BUFFER TERABUFFER II
IDT5T93GL04 2.5V LVDS 1:4 GLITCHLESS CLOCK BUFFER TERABUFFER II
IDT5T93GL06 2.5V LVDS 1:6 GLITCHLESS CLOCK BUFFER TERABUFFER II

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 2.5V LVDS 1:6 CLOCK BUFFER TERABUFFER™ II FEATURES: • • • • • • • • • • • • Guaranteed Low Skew < 25ps (max) Very low duty cycle distortion < 125ps (max) High speed propagation delay < 1.75ns (max) Additive phase jitter, RMS 0.159ps (typical) @ 125MHz Up to 1GHz operation Selectable inputs Hot insertable and over-voltage tolerant inputs 3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input interface Selectable differential inputs to six LVDS outputs Power-down mode 2.5V VDD Available in VFQFPN package IDT5T9306 DESCRIPTION: The IDT5T9306 2.5V differential clock buffer is a user-selectable differential input to six LVDS outputs.
Published: |