IS61QDPB42M18A2 sram equivalent, 36mb quadp (burst 4) synchronous sram.
DESCRIPTION
* 1Mx36 and 2Mx18 configuration available.
* On-chip Delay-Locked Loop (DLL) for wide data valid window.
* Separate independent read and write p.
where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system o.
* 1Mx36 and 2Mx18 configuration available.
* On-chip Delay-Locked Loop (DLL) for wide data valid window.
* Separate independent read and write ports with concurrent read and write operations.
* Synchronous pipeline read with late wri.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 652.96KB)