IS61NVVP51236 sram equivalent, (is61nvvp25672 / is61nvvp51236) state bus sram.
* 100 percent bus utilization
* No wait cycles between Read and Write
* Internal self-timed write cycle
www.DataSheet4U.com
* Individual
ISSI
ADVANCE INF.
®
Byte Write Control
* Single R/W (Read/Write) control pin
* Clock controlled, registered address, data and control
* Interleaved or linear burst sequence control using MODE input
* Power Down mode
* Common data inputs and data.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 215.40KB)