* Vdd = 1.8V ±0.1V, Vddq = 1.8V ±0.1V
* JEDEC standard 1.8V I/O (SSTL_18-compatible)
* Double data rate interface: two data transfers per clock cycle
*.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts