IS42VM81600E Datasheet, ISSI

* Fully synchronous; all signals referenced to a positive clock edge
* Internal bank for hiding row access and pre- charge
* Programmable CAS latency: 2, 3.

Both TSOP and BGA packages are offered, including industrial grade products. KEY TIMING PARAMETERS Parameter CLK Cy.

ISSI's 128Mb Mobile Synchronous DRAM achieves highspeed data transfer using pipeline architecture. All input and output signals refer to the rising edge of the clock input. Both write and read accesses to the SDRAM are burst oriented. The 128Mb Mobil.

IS42VM16160E

IS42VM16160M

IS42VM16200C

IS42VM16200D

IS42VM16400K

IS42VM16800E

IS42VM16800F

IS42VM32100C

IS42VM32100D

IS42VM32160D

IS42VM32160E

IS42VM32200K

IS42VM32200M