8T74S208C-01 datasheet, buffer equivalent, IDT

8T74S208C-01 buffer equivalent, 2.5 v differential lvds clock divider and fanout buffer.

Avg. rating / M : 1.0 rating-1

datasheet Download (Size : 324.93KB)

Features and benefits

One differential input reference clock Differential pair can accept the following differential input levels: LVDS, LVPECL, CML Integrated input terminati.

Application

demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the.

Description

The 8T74S208C-01 is a high-performance differential LVDS clock divider and fanout buffer. The device is designed for the frequency division and signal fanout of high-frequency, low phase-noise clocks. The 8T74S208C-01 is characterized to operate from.

Image gallery