Datasheet4U Logo Datasheet4U.com

8732-01 - Low Skew 3.3V LVPECL Clock Generator

Description

The 8732-01 is a low voltage, low skew, 3.3V LVPECL Clock Generator.

The 8732-01 has two selectable clock inputs.

The CLK0, nCLK0 pair can accept most standard differential input levels.The single ended clock input accepts LVCMOS or LVTTL input levels.

Features

  • Ten differential 3.3V LVPECL outputs.
  • Selectable differential CLK0, nCLK0 or LVCMOS/LVTTL CLK1 inputs.

📥 Download Datasheet

Datasheet Details

Part number 8732-01
Manufacturer IDT
File Size 209.35 KB
Description Low Skew 3.3V LVPECL Clock Generator
Datasheet download datasheet 8732-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
8731AE MAX8731A Maxim Integrated Products
87331-1820 (87331 Series) HEADER CONNECTOR Molex
87331-xxxx (87331 Series) HEADER CONNECTOR Molex
87332I-01 ECL/LVPECL Clock Generator Renesas
873996 Differential-to-3.3V LVPECL Zero Delay/Multiplier/Divider Renesas

Other Datasheets by IDT

Part Number Description
87332I-01 ECL/LVPECL Clock Generator
8735-31 Differential-to-3.3V LVPECL Zero Delay Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Low Voltage, Low Skew 3.3V LVPECL Clock Generator 8732-01 Data Sheet GENERAL DESCRIPTION The 8732-01 is a low voltage, low skew, 3.3V LVPECL Clock Generator. The 8732-01 has two selectable clock inputs. The CLK0, nCLK0 pair can accept most standard differential input levels.The single ended clock input accepts LVCMOS or LVTTL input levels. The 8732-01 has a fully integrated PLL along with frequency configurable outputs. An external feedbackinput and outputs regenerate clocks with “zero delay”. The 8732-01 has multiple divide select pins for each bank of outputs along with 3 independent feedback divide select pins allowing the 8732-01 to function both as a frequency multiplier and divider. The PLL_SEL input can be usedto bypass the PLL for test and system debug purposes.
Published: |