*
*
* Single 3.3±0.3V power supply All device pins are compatible with LVTTL interface JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch (Leaded Pac.

which require large memory density and high bandwidth. HY57V561620C(L)T(P) Series is organized as 4banks of 4,194,304x16.

The HY57V561620C(L)T(P) Series is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V561620C(L)T(P) Series is organized as 4banks of 4,194,304x16. HY57V5.

HY57V561620CLT

HY57V561620CTP

HY57V561620

HY57V561620BLT-H

HY57V561620BLT-I

HY57V561620BT-I

HY57V561620FLT-5

HY57V561620FLT-6

HY57V561620FLT-H

HY57V561620FLTP-5

HY57V561620FLTP-6

HY57V561620FLTP-H

HY57V561620FT-5

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts