74HC114
Description
This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs. Two flip-flops are controlled by a mon clear and a mon clock. Preset and clear are independent of the clock and acplished by a low logic level on the corresponding input.
Features
- -
- -
- High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 p F) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C)
Free Datasheet http://.datasheet-pdf./
HD74HC114
Function Table
Inputs Preset L H L H H H H H H H Note: Clear H L L H H H H H H H L H Clock X X X J X X X L L H H X X X K X X X L H L H X X X Output Q H L H-
Q L H H- 1
No change L H Toggle No change No change No change H L
1. Q and Q will remain HIGH as long as Preset and Clear are Low, but Q and Q are...