* 2.5 Clock Latency * On-Chip ECC with virtually zero SER * Simultaneous Read and Write SigmaDDRâ„¢ Interface * Common I/O bus * JEDEC-standard package .
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download