Download PC9S12XEP100 Datasheet PDF
PC9S12XEP100 page 2
Page 2
PC9S12XEP100 page 3
Page 3

PC9S12XEP100 Description

VREG, NVM electrical parameter updates Use of external regulator now prohibited Corrected package option code. Added dataflash to derivative table. Included revision history in module sections Removed internal text NVM timing parameters, PLL parameters.