Datasheet4U Logo Datasheet4U.com

DM74LS193 - Synchronous 4-Bit Binary Counter

Description

The DM74LS193 circuit is a synchronous up/down 4-bit binary counter.

Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic.

Features

  • s Fully independent clear input s Synchronous operation s Cascading circuitry provided internally s Individual preset each flip-flop Ordering Code: Order Number DM74LS193M DM74LS193N Package Number M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74LS190 Synchronous 4-Bit Up/Down Counters National Semiconductor
DM74LS191 Synchronous 4-Bit Up/Down Counters National Semiconductor
DM74LS192 Up/Down Decade Counter National Semiconductor
DM74LS194A 4-Bit Bidirectional Universal Shift Register National Semiconductor
DM74LS196 PRESETTABLE DECADE COUNTER National Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
DM74LS191 Synchronous 4-Bit Up/Down Counter
DM74LS194A 4-Bit Bidirectional Universal Shift Register
DM74LS10 Triple 3-Input NAND Gate
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop
DM74LS11 Triple 3-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (rippleclock) counters. The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH.
Published: |