M13S64164A-5TG2Y sdram equivalent, 1m x 16 bit x 4 banks double data rate sdram.
z Double-data-rate architecture, two data transfers per clock cycle
z Bi-directional data strobe (DQS)
z Differential clock inputs (CLK and CLK ) z DLL aligns DQ and DQS.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 1.19MB)