900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Cypress Semiconductor Electronic Components Datasheet

CY7C2170KV18 Datasheet

18-Mbit DDR II+ SRAM Two-Word Burst Architecture

No Preview Available !

CY7C2168KV18/CY7C2170KV18
18-Mbit DDR II+ SRAM Two-Word
Burst Architecture (2.5 Cycle Read Latency) with ODT
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
Features
18-Mbit density (1M × 18, 512K × 36)
550-MHz clock for high bandwidth
Two-word burst for reducing address bus frequency
Double data rate (DDR) interfaces (data transferred at
1100 MHz) at 550 MHz
Available in 2.5 clock cycle latency
Two input clocks (K and K) for precise DDR timing
SRAM uses rising edges only
Echo clocks (CQ and CQ) simplify data capture in high-speed
systems
Data valid pin (QVLD) to indicate valid data on the output
On-die termination (ODT) feature
Supported for D[x:0], BWS[x:0], and K/K inputs
Synchronous internally self-timed writes
DDR II+ operates with 2.5 cycle read latency when DOFF is
asserted HIGH
Operates similar to DDR I device with one cycle read latency
when DOFF is asserted LOW
Core VDD = 1.8 V ± 0.1 V; I/O VDDQ = 1.4 V to VDD[1]
Supports both 1.5 V and 1.8 V I/O supply
HSTL inputs and variable drive HSTL output buffers
Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
CY7C2168KV18 offered in non Pb-free packages and
CY7C2170KV18 offered in both Pb-free and non Pb-free
packages
JTAG 1149.1 compatible test access port
Phase locked loop (PLL) for accurate data placement
Configurations
With Read Cycle Latency of 2.5 cycles:
CY7C2168KV18 – 1M × 18
CY7C2170KV18 – 512K × 36
Functional Description
The CY7C2168KV18, and CY7C2170KV18 are 1.8 V
Synchronous Pipelined SRAMs equipped with DDR II+
architecture. The DDR II+ consists of an SRAM core with
advanced synchronous peripheral circuitry. Addresses for read
and write are latched on alternate rising edges of the input (K)
clock. Write data is registered on the rising edges of both K and
K. Read data is driven on the rising edges of K and K. Each
address location is associated with two 18-bit words
(CY7C2168KV18), or 36-bit words (CY7C2170KV18) that burst
sequentially into or out of the device.
These devices have an ODT feature supported for D[x:0],
BWS[x:0], and K/K inputs, which helps eliminate external
termination resistors, reduce cost, reduce board area, and
simplify board routing.
Asynchronous inputs include an output impedance matching
input (ZQ). Synchronous data outputs (Q, sharing the same
physical pins as the data inputs D) are tightly matched to the two
output echo clocks CQ/CQ, eliminating the need for separately
capturing data from each individual DDR SRAM in the system
design.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the K or K input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
For a complete list of related resources, click here.
Selection Guide
Maximum operating frequency
Maximum operating current
Description
× 18
× 36
550 MHz
550
650
820
450 MHz 400 MHz Unit
450 400 MHz
560 Not Offered mA
Not Offered 640
Note
1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support VDDQ = 1.4 V to VDD.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-58923 Rev. *I
• San Jose, CA 95134-1709 • 408-943-2600
Revised January 19, 2016


Cypress Semiconductor Electronic Components Datasheet

CY7C2170KV18 Datasheet

18-Mbit DDR II+ SRAM Two-Word Burst Architecture

No Preview Available !

Logic Block Diagram – CY7C2168KV18
CY7C2168KV18/CY7C2170KV18
A(18:0)
19
LD
K
K
DOFF
VREF
R/W
BWS[1:0]
Address
Register
CLK
Gen.
Control
Logic
Write
Reg
Write
Reg
Read Data Reg.
36
18
18
18
Output
Logic
Control
R/W
Reg.
Reg.
Reg. 18
18
18
CQ
CQ
DQ[17:0]
QVLD
Logic Block Diagram – CY7C2170KV18
A(17:0)
18
LD
K
K
DOFF
VREF
R/W
BWS[3:0]
Address
Register
CLK
Gen.
Control
Logic
Document Number: 001-58923 Rev. *I
Write
Reg
Write
Reg
Read Data Reg.
72
36
36
36
Output
Logic
Control
R/W
Reg.
Reg.
Reg. 36
36
36
CQ
CQ
DQ[35:0]
QVLD
Page 2 of 30


Part Number CY7C2170KV18
Description 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
Maker Cypress Semiconductor
PDF Download

CY7C2170KV18 Datasheet PDF






Similar Datasheet

1 CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
Cypress Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy