Datasheet4U Logo Datasheet4U.com

CY7C195 - (CY7C194 - CY7C196) 64K x 4 Static RAM

Download the CY7C195 datasheet PDF. This datasheet also covers the CY7C196 variant, as both devices belong to the same (cy7c194 - cy7c196) 64k x 4 static ram family and are provided as variant models within a single manufacturer datasheet.

Description

able(s) (CE on the CY7C194 and CY7C195, CE1, CE2 on the CY7C196) and three-state drivers.

They have an automatic power-down feature, reducing the power consumption by 75% when deselected.

Features

  • e h S a at . D w w w Functional.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C196_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C197BN 256-Kbit (256K x 1) Static RAM Cypress
CY7C1006D 1-Mbit (256K x 4) Static RAM Cypress
CY7C1011G 2-Mbit (128K words x 16 bit) Static RAM Cypress
CY7C1041G 4-Mbit (256K words x 16 bit) Static RAM Cypress
CY7C1041GE 4-Mbit (256K words x 16 bit) Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C190 (CY7C190 / CY7C189) 16 x 4 Static R/W RAM
CY7C1910BV18 1.8V Synchronous Pipelined SRAM
CY7C1911BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
CY7C1911CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
CY7C1911JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
96 m o .c U 4 t e Features e h S a at .D w w w Functional Description CY7C194 CY7C195 CY7C196 64K x 4 Static RAM able(s) (CE on the CY7C194 and CY7C195, CE1, CE2 on the CY7C196) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 75% when deselected. Writing to the device is accomplished when the Chip Enable(s) (CE on the CY7C194 and CY7C195, CE1, CE2 on the CY7C196) and Write Enable (WE) inputs are both LOW. Data on the four input pins (I/O0 through I/O3) is written into the memory location, specified on the address pins (A0 through A15). Reading the device is accomplished by taking the Chip Enable(s) (CE on the CY7C194 and CY7C195, CE1, CE2 on the CY7C196) LOW, while Write Enable (WE) remains HIGH.
Published: |