Datasheet4U.com

CY7C1663KV18 Datasheet 144-Mbit QDR II+ SRAM Four-Word Burst Architecture

Manufacturer: Cypress (now Infineon)

📥 Download Datasheet

CY7C1663KV18 144-mbit qdr ii+ sram four-word burst architecture by Cypress (now Infineon) - Datasheet Preview

Datasheet Details

Part number	CY7C1663KV18
Manufacturer	Cypress (now Infineon)
File Size	1.20 MB
Description	144-Mbit QDR II+ SRAM Four-Word Burst Architecture
Download	CY7C1663KV18 Download (PDF)

Overview

CY7C1663KV18/CY7C1665KV18 144-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) 144-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.

Key Features

Separate independent read and write data ports.
Supports concurrent transactions.
550-MHz clock for high bandwidth.
Four-word burst for reducing address bus frequency.
Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz.
Available in 2.5-clock cycle latency.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Echo clocks (CQ and CQ) simplify data capture in high-speed sy.

More Datasheets from Cypress (now Infineon)

Part Number	Description
CY7C166	16K x 4 Static RAM
CY7C1665KV18	144-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1668KV18	144-Mbit DDR II+ SRAM Two-Word Burst Architecture
CY7C1612KV18	144-Mbit QDR II SRAM Two-Word Burst Architecture
CY7C1613KV18	144-Mbit QDR II SRAM Four-Word Burst Architecture
CY7C1614KV18	144-Mbit QDR II SRAM Two-Word Burst Architecture
CY7C1615KV18	144-Mbit QDR II SRAM Four-Word Burst Architecture
CY7C1618KV18	144-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1620KV18	144-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1625KV18	144-Mbit QDR II SRAM Two-Word Burst Architecture