CY7C1563XV18 - 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture

Product Overview

Cypress Semiconductor

Part number	CY7C1563XV18
Manufacturer	Cypress Semiconductor
File Size	1.63 MB
Description	72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
Datasheet	CY7C1563XV18 Datasheet
Additional preview pages of the CY7C1563XV18 datasheet.

Separate Independent Read and Write Data Ports.
Supports concurrent transactions.
633 MHz Clock for High Bandwidth.
Four-word Burst for Reducing Address Bus Frequency.
Double Data Rate (DDR) Interfaces on both Read and Write Ports (data transferred at 1266 MHz) at 633 MHz.
Available in 2.5 Clock Cycle Latency.
Two Input Clocks (K and K) for precise DDR Timing.
SRAM uses rising edges only.
Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Sy.

📁 Similar Datasheet

CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)

Other Datasheets by Cypress Semiconductor

Published: Mar 14, 2017 |