CY7C1513JV18 - 72-Mbit QDR-II SRAM 4-Word Burst Architecture

Product Overview

Cypress Semiconductor

Part number	CY7C1513JV18
Manufacturer	Cypress Semiconductor
File Size	719.20 KB
Description	72-Mbit QDR-II SRAM 4-Word Burst Architecture
Datasheet	CY7C1513JV18 Datasheet
Note	This datasheet PDF includes multiple part numbers: CY7C1513JV18, CY7C1511JV18. Please refer to the document for exact specifications by model.
Additional preview pages of the CY7C1513JV18 datasheet.

The CY7C1511JV18, CY7C1526JV18, CY7C1513JV18, and CY7C1515JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture.

QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array.

Configurations CY7C1511JV18.
8M x 8 CY7C1526JV18.
8M x 9 CY7C1513JV18.
4M x 18 CY7C1515JV18.
2M x 36 Separate independent read and write data ports.
Supports concurrent transactions 300 MHz clock for high bandwidth 4-word burst for reducing address bus frequency Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 600 MHz) at 300 MHz Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.

📁 Similar Datasheet

Other Datasheets by Cypress Semiconductor

Published: Dec 3, 2013 |