CY7C1392KV18 architecture equivalent, 18-mbit ddr ii sio sram two-word burst architecture.
* 18-Mbit density (2M × 8, 1M × 18)
* 333-MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interf.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 587.97KB)