CY7C1392BV18 sram equivalent, 1.8v synchronous pipelined sram.
* 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
* 300 MHz clock for high bandwidth
* 2-word burst for reducing address bus frequency
* Double Data .
Image gallery
TAGS
Download (Size : 386.82KB)