Datasheet4U Logo Datasheet4U.com

CY7C1373DV25 - (CY7C1371DV25 / CY7C1373DV25) Flow-Through SRAM

📥 Download Datasheet

Preview of CY7C1373DV25 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number CY7C1373DV25
Manufacturer Cypress Semiconductor
File Size 486.89 KB
Description (CY7C1371DV25 / CY7C1373DV25) Flow-Through SRAM
Datasheet download datasheet CY7C1373DV25_CypressSemiconductor.pdf

CY7C1373DV25 Product details

Description

1] The CY7C1371DV25/CY7C1373DV25 is a 2.5V, 512K x 36/1M x 18 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states.The CY7C1371DV25/CY7C1373DV25 is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle.This feature dramatically improves the throughput of data through the SRAM, especially in

Features

📁 CY7C1373DV25 Similar Datasheet

  • CY7C1373C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1372CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
Published: |