Datasheet4U Logo Datasheet4U.com

CY7C1356CV25 - 9-Mbit (256K x 36/512K x 18) Pipelined SRAM

Download the CY7C1356CV25 datasheet PDF. This datasheet also covers the CY7C1354CV25 variant, as both devices belong to the same 9-mbit (256k x 36/512k x 18) pipelined sram family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • Pin-compatible with and functionally equivalent to ZBT™.
  • Supports 250-MHz bus operations with zero wait states.
  • Available speed grades are 250, 200, and 166 MHz.
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte write capability.
  • Single 2.5 V power supply (VDD).
  • Fast clock-to-output times.
  • 2.8 ns (for 250-MHz device).
  • Clock enable (CEN) pi.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C1354CV25-CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1356C 9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1356B 9-Mb (256K x 36/512K x 18) Pipelined SRAM
CY7C1356BV25 256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture
CY7C135 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
CY7C1350G 4-Mbit (128K x 36) Pipelined SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C1354CV25 CY7C1356CV25 9-Mbit (256K × 36/512K × 18) Pipelined SRAM with NoBL™ Architecture 9-Mbit (256K × 36/512K × 18) Pipelined SRAM with NoBL™ Architecture Features ■ Pin-compatible with and functionally equivalent to ZBT™ ■ Supports 250-MHz bus operations with zero wait states ■ Available speed grades are 250, 200, and 166 MHz ■ Internally self-timed output buffer control to eliminate the need to use asynchronous OE ■ Fully registered (inputs and outputs) for pipelined operation ■ Byte write capability ■ Single 2.5 V power supply (VDD) ■ Fast clock-to-output times ❐ 2.