Datasheet4U Logo Datasheet4U.com

CY7C1355A - (CY7C1355A / CY7C1357A) 256K x 36/512K x 18 Synchronous Flow-Thru SRAM

Description

The CY7C1355A and CY7C1357A SRAMs are designed to eliminate dead cycles when transitions from READ to WRITE or vice versa.

These SRAMs are optimized for 100 percent bus utilization and achieves Zero Bus Latency (ZBL).

Features

  • Zero Bus Latency, no dead cycles between write and read cycles.
  • Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns.
  • Fast clock speed: 133, 117, and 100 MHz.
  • Fast OE access time: 6.5, 7.0, and 7.5ns.
  • Internally synchronized registered outputs eliminate the need to control OE.
  • 3.3V.
  • 5% and +5% power supply 3.3V or 2.5V I/O supply Single WEN (.

📥 Download Datasheet

Datasheet preview – CY7C1355A

Datasheet Details

Part number CY7C1355A
Manufacturer Cypress Semiconductor
File Size 776.64 KB
Description (CY7C1355A / CY7C1357A) 256K x 36/512K x 18 Synchronous Flow-Thru SRAM
Datasheet download datasheet CY7C1355A Datasheet
Additional preview pages of the CY7C1355A datasheet.

📁 Similar Datasheet

  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1355B - (CY7C1355B / CY7C1357B) 9-Mb (256K x 36/512K x 18) Flow-Through SRAM
  • CY7C1355C - (CY7C1355C / CY7C1357C) 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
  • CY7C135 - 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
  • CY7C1350G - 4-Mbit (128K x 36) Pipelined SRAM
  • CY7C1351 - 128Kx36 Flow-Through SRAM
  • CY7C1351F - 4-Mb (128K x 36) Flow-through SRAM
  • CY7C1351G - 4-Mbit (128K x 36) Flow-Through SRAM
  • CY7C1352 - 256K x18 Pipelined SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com CY7C1357A CY7C1355A 256K x 36/512K x 18 Synchronous Flow-Thru SRAM with NoBL™ Architecture Features • Zero Bus Latency, no dead cycles between write and read cycles • Fast access times: 2.5 ns, 3.0 ns, and 3.5 ns • Fast clock speed: 133, 117, and 100 MHz • Fast OE access time: 6.5, 7.0, and 7.5ns • Internally synchronized registered outputs eliminate the need to control OE • • • • • • • • • • • 3.3V –5% and +5% power supply 3.3V or 2.
Published: |