logo

CY7C1314KV18 Datasheet, Cypress Semiconductor

CY7C1314KV18 architecture equivalent, 18-mbit qdr ii sram two-word burst architecture.

CY7C1314KV18 Avg. rating / M : 1.0 rating-12

datasheet Download

CY7C1314KV18 Datasheet

Features and benefits


* Separate independent read and write data ports
* Supports concurrent transactions
* 333 MHz clock for high bandwidth
* Two-word burst on all accesses

Description

The CY7C1312KV18, and CY7C1314KV18 are 1.8 V Synchronous Pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated .

Image gallery

CY7C1314KV18 Page 1 CY7C1314KV18 Page 2 CY7C1314KV18 Page 3

TAGS

CY7C1314KV18
18-Mbit
QDR
SRAM
Two-Word
Burst
Architecture
CY7C1314BV18
CY7C131
CY7C1310BV18
Cypress Semiconductor

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts