CY7C1311AV18 Datasheet (CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture

Manufacturer: Cypress (now Infineon)

Datasheet Details

Part number	CY7C1311AV18
Manufacturer	Cypress (now Infineon)
File Size	356.67 KB
Description	(CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
Download	CY7C1311AV18 Download (PDF)

The CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture.

QDR-II architecture consists of two separate ports to access the memory array.

The Read port has dedicated Data Outputs to support Read operations and the Write Port has dedicated Data Inputs to support Write operations.

PRELIMINARY CY7C1311AV18 CY7C1313AV18 CY7C1315AV18 18-Mb QDR™-II SRAM 4-Word Burst.

Separate Independent Read and Write Data Ports.
Supports concurrent transactions.
250-MHz Clock for High Bandwidth.
4-Word Burst for reducing address bus frequency.
Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 500 MHz) at 250 MHz.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Two output clocks (C and C) accounts for clock skew and flight time mismatchi.

Part Number	Description
CY7C1311BV18	(CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
CY7C1311CV18	(CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
CY7C1311JV18	(CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture
CY7C1311KV18	18-Mbit QDR II SRAM Four-Word Burst Architecture
CY7C131	1K x 8 Dual-Port Static RAM
CY7C1310BV18	1.8V Synchronous Pipelined SRAM
CY7C1312BV18	1.8V Synchronous Pipelined SRAM
CY7C1312KV18	18-Mbit QDR II SRAM Two-Word Burst Architecture
CY7C1313AV18	(CY7C131xAV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
CY7C1313BV18	(CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture