900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Cypress Semiconductor Electronic Components Datasheet

CY7C1292DV18 Datasheet

(CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture

No Preview Available !

www.DataSheet4U.com
CY7C1292DV18
CY7C1294DV18
9-Mbit QDR- II™ SRAM 2-Word
Burst Architecture
Features
Functional Description
• Separate Independent Read and Write data ports
— Supports concurrent transactions
• 250-MHz clock for high bandwidth
• 2-Word Burst on all accesses
• Double Data Rate (DDR) interfaces on both Read and
Write ports (data transferred at 500 MHz) @ 250 MHz
• Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
• Two input clocks for output data (C and C) to minimize
clock-skew and flight-time mismatches
• Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
• Single multiplexed address input bus latches address
inputs for both Read and Write ports
• Separate Port Selects for depth expansion
• Synchronous internally self-timed writes
• Available in x 18 and x 36 configurations
• Full data coherency, providing most current data
• Core VDD = 1.8V (±0.1V); I/O VDDQ = 1.4V to VDD
• Available in 165-ball FBGA package (13 x 15 x 1.4 mm)
• Offered in both lead-free and non-lead free packages
• Variable drive HSTL output buffers
• JTAG 1149.1 compatible test access port
• Delay Lock Loop (DLL) for accurate data placement
The CY7C1292DV18 and CY7C1294DV18 are 1.8V
Synchronous Pipelined SRAMs, equipped with QDR™-II
architecture. QDR-II architecture consists of two separate
ports to access the memory array. The Read port has
dedicated Data Outputs to support Read operations and the
Write Port has dedicated Data Inputs to support Write opera-
tions. QDR-II architecture has separate data inputs and data
outputs to completely eliminate the need to “turn-around” the
data bus required with common I/O devices. Access to each
port is accomplished through a common address bus. The
Read address is latched on the rising edge of the K clock and
the Write address is latched on the rising edge of the K clock.
Accesses to the QDR-II Read and Write ports are completely
independent of one another. In order to maximize data
throughput, both Read and Write ports are equipped with
Double Data Rate (DDR) interfaces. Each address location is
associated with two 18-bit words (CY7C1292DV18) or 36-bit
words (CY7C1294DV18) that burst sequentially into or out of
the device. Since data can be transferred into and out of the
device on every rising edge of both input clocks (K and K and
C and C), memory bandwidth is maximized while simplifying
system design by eliminating bus “turn-arounds.”
Depth expansion is accomplished with Port Selects for each
port. Port selects allow each port to operate independently.
All synchronous inputs pass through input registers controlled
by the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Configurations
CY7C1292DV18 – 512K x 18
CY7C1294DV18 – 256K x 36
Selection Guide
Maximum Operating Frequency
Maximum Operating Current
250 MHz
250
600
200 MHz
200
550
167 MHz
167
500
Unit
MHz
mA
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document #: 001-00350 Rev. *A
Revised July 20, 2006
[+] Feedback


Cypress Semiconductor Electronic Components Datasheet

CY7C1292DV18 Datasheet

(CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture

No Preview Available !

CY7C1292DV18
CY7C1294DV18
Logic Block Diagram (CY7C1292DV18)
D[17:0] 18
A(17:0)
18
Address
Register
Write
Reg
Write
Reg
Address
Register
18 A(17:0)
K
K
DOFF
VREF
WPS
BWS[1:0]
CLK
Gen.
Control
Logic
Read Data Reg.
36 18
18
Logic Block Diagram (CY7C1294DV18)
D[35:0] 36
A(16:0)
17
Address
Register
Write
Reg
Write
Reg
Control
Logic
Reg.
Reg.
Reg. 18
18
RPS
C
C
18
CQ
CQ
Q[17:0]
Address
Register
17 A(16:0)
K
K
DOFF
VREF
WPS
BWS[3:0]
CLK
Gen.
Control
Logic
Read Data Reg.
72 36
36
Control
Logic
RPS
C
C
Reg.
Reg. 36
CQ
CQ
Reg.
36 36 Q[35:0]
Document #: 001-00350 Rev. *A
Page 2 of 23
[+] Feedback


Part Number CY7C1292DV18
Description (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture
Maker Cypress Semiconductor
PDF Download

CY7C1292DV18 Datasheet PDF






Similar Datasheet

1 CY7C1292DV18 (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture
Cypress Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy