Datasheet4U Logo Datasheet4U.com

CY7C1263XV18 Datasheet 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture

Manufacturer: Cypress (now Infineon)

📥 Download Datasheet

Overview

CY7C1263XV18 CY7C1265XV18 36-Mbit QDR® II+ Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) 36-Mbit QDR® II+ Xtreme SRAM Four-Word Burst Architecture (2.

Key Features

  • Separate Independent Read and Write Data Ports.
  • Supports concurrent transactions.
  • 633 MHz Clock for High Bandwidth.
  • Four-word Burst for Reducing Address Bus Frequency.
  • Double Data Rate (DDR) Interfaces on both Read and Write Ports (data transferred at 1266 MHz) at 633 MHz.
  • Available in 2.5 Clock Cycle Latency.
  • Two Input Clocks (K and K) for precise DDR Timing.
  • SRAM uses rising edges only.
  • Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Sy.

More Datasheets from Cypress (now Infineon)

Part Number Description
CY7C1263KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1263V18 1.8V Synchronous Pipelined SRAM
CY7C1261V18 1.8V Synchronous Pipelined SRAM
CY7C1262XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C1264XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
CY7C1265KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1265V18 1.8V Synchronous Pipelined SRAM
CY7C1265XV18 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
CY7C12661KV18 1.8 V synchronous pipelined SRAM
CY7C12681KV18 1.8 V synchronous pipelined SRAM