Datasheet4U Logo Datasheet4U.com

CY7C107 - (CY7C107 / CY7C1007) 1M x 1 Static RAM

General Description

The CY7C107 and CY7C1007 are high-performance CMOS static RAMs organized as 1,048,576 words by 1 bit.

Key Features

  • High speed.
  • tAA = 12 ns.
  • CMOS for optimum speed/power.
  • Low active power.
  • 825 mW.
  • Low standby power.
  • 275 mW.
  • 2.0V data retention (optional).
  • 100 µW.
  • Automatic power-down when deselected.
  • TTL-compatible inputs and outputs memory expansion is provided by an active LOW Chip Enable (CE) and three-state drivers. These devices have an automatic power-down feature that reduces power consumption by more th.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1006D 1-Mbit (256K x 4) Static RAM Cypress
CY7C1011G 2-Mbit (128K words x 16 bit) Static RAM Cypress
CY7C1041G 4-Mbit (256K words x 16 bit) Static RAM Cypress
CY7C1041GE 4-Mbit (256K words x 16 bit) Static RAM Cypress
CY7C1041GN 4-Mbit (256K words x 16 bit) Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1071DV33 32-Mbit (2M x 16) Static RAM
CY7C1079DV33 32-Mbit (4 M x 8) Static RAM
CY7C107B 1M x 1 Static RAM
CY7C107D 1-Mbit (1 M x 1) Static RAM
CY7C1006B 256K x 4 Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com CY7C107 CY7C1007 1M x 1 Static RAM Features • High speed — tAA = 12 ns • CMOS for optimum speed/power • Low active power — 825 mW • Low standby power — 275 mW • 2.0V data retention (optional) — 100 µW • Automatic power-down when deselected • TTL-compatible inputs and outputs memory expansion is provided by an active LOW Chip Enable (CE) and three-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when deselected. Writing to the devices is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the input pin (DIN) is written into the memory location specified on the address pins (A0 through A19).