Datasheet4U Logo Datasheet4U.com

CY7C09089 - (CY7C09xx9) 64K/128K x 8/9 Synchronous Dual-Port Static RAM

General Description

The CY7C09089/99 and CY7C09189/99 are high-speed synchronous CMOS 64K and 128K x 8/9 dual-port static RAMs.

Key Features

  • True dual-ported memory cells which allow simultaneous access of the same memory location.
  • Six Flow-Through/Pipelined devices.
  • 64K x 8/9 organizations (CY7C09089/189).
  • 128K x 8/9 organizations (CY7C09099/199).
  • Three Modes.
  • Flow-Through.
  • Pipelined.
  • Burst.
  • Pipelined output mode on both ports allows fast 100MHz cycle time.
  • 0.35-micron CMOS for optimum speed/power.
  • High-speed clock to data access 6.5[.

📥 Download Datasheet

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY7C09089V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09079V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09099 (CY7C09xx9) 64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09099V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09159 8K/16K x 9 Synchronous Dual-Port Static RAM
CY7C09159AV 3.3-V 8 K x 9 Synchronous Dual Port Static RAM
CY7C09169 8K/16K x 9 Synchronous Dual-Port Static RAM
CY7C09179V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09189 (CY7C09xx9) 64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09189V (CY7C09xx9V) 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 25/0251 CY7C09089/99 CY7C09189/99 64K/128K x 8/9 Synchronous Dual-Port Static RAM Features • True dual-ported memory cells which allow simultaneous access of the same memory location • Six Flow-Through/Pipelined devices — 64K x 8/9 organizations (CY7C09089/189) — 128K x 8/9 organizations (CY7C09099/199) • Three Modes — Flow-Through — Pipelined — Burst • Pipelined output mode on both ports allows fast 100MHz cycle time • 0.35-micron CMOS for optimum speed/power • High-speed clock to data access 6.5[1]/7.5/9/12 ns (max.) • Low operating power — Active = 195 mA (typical) — Standby = 0.