Datasheet4U Logo Datasheet4U.com

CY29942 - 1:18 Clock Distribution Buffer

General Description

The CY29942 is a low-voltage 200-MHz clock distribution buffer with an LVCMOS or LVTTL compatible input clock.

All other control inputs are LVCMOS/LVTTL compatible.

The eighteen outputs are 2.5V or 3.3V LVCMOS or LVTTL compatible and can drive 50 Ω series or parallel terminated transmission lines.

Key Features

  • 200-MHz clock support 2.5V or 3.3V operation LVCMOS/LVTTL clock input LVCMOS-/LVTTL-compatible inputs 18 clock outputs: drive up to 36 clock lines 200 ps max. output-to-output skew Output Enable control Pin compatible with MPC942C Available in Industrial and Commercial 32-pin LQFP package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY29940 1:18 Clock Distribution Buffer Cypress
CY29FCT520T Multilevel Pipeline Register With 3-State Outputs (Rev. C) ETCTI
CY29FCT52T 8-Bit Registered Transceiver (Rev. A) ETCTI
CY29FCT818T Diagnostic Scan Register With 3-State Outputs (Rev. B) ETCTI
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors

Other Datasheets by Cypress (Infineon)

Part Number Description
CY29943 1:18 Clock Distribution Buffer
CY29946 1:10 Clock Distribution Buffer
CY29947 1:9 Clock Distribution Buffer
CY29948 1:12 Clock Distribution Buffer
CY29949 1:15 Clock Distribution Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
42 CY29942 2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer Features • • • • • • • • • • 200-MHz clock support 2.5V or 3.3V operation LVCMOS/LVTTL clock input LVCMOS-/LVTTL-compatible inputs 18 clock outputs: drive up to 36 clock lines 200 ps max. output-to-output skew Output Enable control Pin compatible with MPC942C Available in Industrial and Commercial 32-pin LQFP package Description The CY29942 is a low-voltage 200-MHz clock distribution buffer with an LVCMOS or LVTTL compatible input clock. All other control inputs are LVCMOS/LVTTL compatible. The eighteen outputs are 2.5V or 3.3V LVCMOS or LVTTL compatible and can drive 50 Ω series or parallel terminated transmission lines.