FR60 CPU Core
* 32-bit RISC, load/store architecture, five-stage pipeline
* 16-bit fixed-length instructions (basic instructions)
* Instruction execution spee.

which require high-speed real-time processing, such as consumer devices and on-board vehicle systems. This series uses t.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts