Datasheet4U Logo Datasheet4U.com

CY7C1372D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM

Features

  • Pin-compatible and functionally equivalent to ZBT™.
  • Supports 250-MHz bus operations with zero wait states.
  • Available speed grades are 250, 200, and 167 MHz.
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte write capability.
  • 3.3 V core power supply (VDD).
  • 3.3 V/2.5 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 2.6 ns (for 250 MHz.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1372DV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor
CY7C1372B (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM Cypress Semiconductor
CY7C1372KV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor
CY7C1372KV33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor
CY7C1372KVE33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM Cypress Semiconductor

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1372C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1370CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1370D 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C1370D CY7C1372D 18-Mbit (512 K × 36/1 M × 18) Pipelined SRAM with NoBL™ Architecture 18-Mbit (512 K × 36/1 M × 18) Pipelined SRAM with NoBL™ Architecture Features ■ Pin-compatible and functionally equivalent to ZBT™ ■ Supports 250-MHz bus operations with zero wait states ❐ Available speed grades are 250, 200, and 167 MHz ■ Internally self-timed output buffer control to eliminate the need to use asynchronous OE ■ Fully registered (inputs and outputs) for pipelined operation ■ Byte write capability ■ 3.3 V core power supply (VDD) ■ 3.3 V/2.5 V I/O power supply (VDDQ) ■ Fast clock-to-output times ❐ 2.
Published: |