900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Cypress Semiconductor Electronic Components Datasheet

CY7C1370D Datasheet

18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM

No Preview Available !

CY7C1370D
CY7C1372D
18-Mbit (512 K × 36/1 M × 18) Pipelined
SRAM with NoBL™ Architecture
18-Mbit (512 K × 36/1 M × 18) Pipelined SRAM with NoBL™ Architecture
Features
Pin-compatible and functionally equivalent to ZBT™
Supports 250-MHz bus operations with zero wait states
Available speed grades are 250, 200, and 167 MHz
Internally self-timed output buffer control to eliminate the need
to use asynchronous OE
Fully registered (inputs and outputs) for pipelined operation
Byte write capability
3.3 V core power supply (VDD)
3.3 V/2.5 V I/O power supply (VDDQ)
Fast clock-to-output times
2.6 ns (for 250 MHz device)
Clock enable (CEN) pin to suspend operation
Synchronous self-timed writes
Available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free
and non Pb-free 65-ball FBGA package
IEEE 1149.1 JTAG-compatible boundary scan
Burst capability – linear or interleaved burst order
“ZZ” sleep mode option and stop clock option
Selection Guide
Maximum access time
Maximum operating current
Maximum CMOS standby current
Description
Functional Description
The CY7C1370D and CY7C1372D are 3.3 V, 512 K × 36 and
1 M × 18 synchronous pipelined burst SRAMs with No Bus
Latency™ (NoBL logic, respectively. They are designed to
support unlimited true back-to-back read/write operations with
no wait states. The CY7C1370D and CY7C1372D are equipped
with the advanced (NoBL) logic required to enable consecutive
read/write operations with data being transferred on every clock
cycle. This feature dramatically improves the throughput of data
in systems that require frequent write/read transitions. The
CY7C1370D and CY7C1372D are pin compatible and
functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. All data outputs pass through output
registers controlled by the rising edge of the clock. The clock
input is qualified by the clock enable (CEN) signal, which when
deasserted suspends operation and extends the previous clock
cycle.
Write operations are controlled by the byte write selects
(BWa–BWd for CY7C1370D and BWa–BWb for CY7C1372D)
and a write enable (WE) input. All writes are conducted with
on-chip synchronous self-timed write circuitry.
Three synchronous chip enables (CE1, CE2, CE3) and an
asynchronous output enable (OE) provide for easy bank
selection and output tri-state control. In order to avoid bus
contention, the output drivers are synchronously tristated during
the data portion of a write sequence.
For a complete list of related documentation, click here.
250 MHz
2.6
350
70
200 MHz
3.0
300
70
167 MHz
3.4
275
70
Unit
ns
mA
mA
Errata: For information on silicon errata, see “Errata” on page 30. Details include trigger conditions, devices affected, and proposed workaround.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-05555 Rev. *S
• San Jose, CA 95134-1709 • 408-943-2600
Revised November 17, 2014


Cypress Semiconductor Electronic Components Datasheet

CY7C1370D Datasheet

18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM

No Preview Available !

CY7C1370D
CY7C1372D
Logic Block Diagram – CY7C1370D
A0, A1, A
MODE
CLK C
CEN
ADV/LD
BW a
BW b
BW c
BW d
WE
ADDRESS
REGISTER 0
WRITE ADDRESS
REGISTER 1
A1 D1
Q1 A1'
A0 D0 BURST Q0 A0'
LOGIC
ADV/LD
C
WRITE ADDRESS
REGISTER 2
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
WRITE
DRIVERS
MEMORY
ARRAY
S
E
N
S
E
A
M
P
S
O
U
T
P
U
T
R
E
G
I
S
T
E
R
S
E
D
A
T
A
S
T
E
E
R
I
N
O
U
T
P
U
T
B
U
F
F
E
R
S
E
G
INPUT
REGISTER 1 E
INPUT
REGISTER 0 E
OE
CE1 READ LOGIC
CE2
CE3
ZZ SLEEP
CONTROL
DQ s
DQ Pa
DQ Pb
DQ Pc
DQ Pd
Logic Block Diagram – CY7C1372D
A0, A1, A
MODE
CLK C
CEN
ADDRESS
REGISTER 0
WRITE ADDRESS
REGISTER 1
A1 D1
Q1 A1'
A0 D0 BURST Q0 A0'
LOGIC
ADV/LD
C
WRITE ADDRESS
REGISTER 2
ADV/LD
BW a
BW b
WE
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
WRITE
DRIVERS
O
U
T
S
E
N
P
U
T
MEMORY
ARRAY
S
E
A
M
P
S
R
E
G
I
S
T
E
R
S
E
O
U
T
DP
AU
TT
A
B
SU
TF
EF
EE
RR
IS
N
G
E
INPUT
REGISTER 1 E
INPUT
REGISTER 0 E
DQ s
DQ Pa
DQ Pb
OE
CE1
CE2
CE3
ZZ
READ LOGIC
Sleep
Control
Document Number: 38-05555 Rev. *S
Page 2 of 35


Part Number CY7C1370D
Description 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
Maker Cypress
PDF Download

CY7C1370D Datasheet PDF






Similar Datasheet

1 CY7C1370B (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM
Cypress Semiconductor
2 CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
Cypress
3 CY7C1370CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
Cypress
4 CY7C1370D 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
Cypress
5 CY7C1370DV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
Cypress Semiconductor
6 CY7C1370KV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
Cypress Semiconductor
7 CY7C1370KV33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
Cypress Semiconductor
8 CY7C1370KVE33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
Cypress Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy