Fast access time from clock: 5/5.4 ns Fast clock rate: 166/143 MHz Fully synchronous operation Internal pipelined architecture 2M word x 16-bit x 4-bank Programmable Mode.

requiring high memory bandwidth and particularly well suited to high performance PC applications. Table 1. Key Specific.

Table 3. Pin Details Symbol CLK Type Input Description Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers. Clock.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts