Datasheet4U Logo Datasheet4U.com

AS4C512M16D3LA - 8Gbit DDR3L SDRAM

📥 Download Datasheet

Preview of AS4C512M16D3LA PDF
datasheet Preview Page 2 datasheet Preview Page 3

AS4C512M16D3LA Product details

Description

Pin CK, CK CKE CS ODT RAS, CAS, WE DM BA0 - BA2 A0 - A15 A10 / AP A12 / BC RESET DQ DQSL, DQSL DQSU, DQSU NC Type Input Input Input Input Input Input Input Input Input Input Input Input/ Output Input/ Output Function Clock : CK and CK are differential clock inputs.All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK.Output (read) data is referenced to the crossings of CK and CK Clock Enable : CKE HIGH activates, and CKE Low dea

Features

📁 AS4C512M16D3LA Similar Datasheet

  • AS4C1024 - 1M x 1 DRAM (Austin Semiconductor)
  • AS4C1259 - 256K x 1 DRAM (Austin Semiconductor)
  • AS4C1259883C - 256K x 1 DRAM (Austin Semiconductor)
  • AS4C1M16S - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C1M16S-C - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C1M16S-I - 1M x 16 bit Synchronous DRAM (Alliance Memory)
  • AS4C4067 - 64K x 4 DRAM (Austin Semiconductor)
  • AS4C4256 - (Austin Semiconductor)
Other Datasheets by Alliance Semiconductor
Published: |