ATU18 ulc equivalent, 0.18um ulc.
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
High Performance ULC Family Suitable for Latest CPLDs an.
ATMEL PLL is configurable to support applications as: - Clock tree delay reduction - Zero delay buffer - Phase shift - .
The ATU18 series of ULCs are fully suited for conversion of latest CPLDs and FPGAs. It supports within one ULC 55Kbits to 847Kbits DPRAM and 45Kgates to 1000 Kgates. Typically, ULC die size is 50% smaller than the equivalent FPGA. Metal level customi.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 217.63KB)