JK121 - CMOS Gate Array

Datasheet Summary

Description

JK12x is a family of static, master-slave JK flip-flops.

SET and RESET are asynchronous and active low.

Outputs are buffered and change state on the rising edge of the clock.

AMI

📥 Download Datasheet

JK121 CMOS Gate Array by AMI - Datasheet Preview — Datasheet preview – JK121

Datasheet Details

Part number	JK121
Manufacturer	AMI
File Size	48.38 KB
Description	CMOS Gate Array
Datasheet	JK121 Datasheet
Additional preview pages of the JK121 datasheet.

📁 Similar Datasheet

JK130-010 - Resettable Fuse PTC (HUAAN)
JK130-015 - Resettable Fuse PTC (HUAAN)
JK130-017 - Resettable Fuse PTC (HUAAN)
JK130-020 - Resettable Fuse PTC (HUAAN)
JK130-025 - Resettable Fuse PTC (HUAAN)
JK130-030 - Resettable Fuse PTC (HUAAN)
JK130-040 - Resettable Fuse PTC (HUAAN)
JK130-050 - Resettable Fuse PTC (HUAAN)
JK130-065 - Resettable Fuse PTC (HUAAN)
JK130-075 - Resettable Fuse PTC (HUAAN)

Other Datasheets by AMI

JK122 - CMOS Gate Array
JK124 - CMOS Gate Array
JK126 - CMOS Gate Array

Full PDF Text Transcription

Click to expand full text

-.[ ® $0,+* PLFURQ &026 *DWH $UUD Description JK12x is a family of static, master-slave JK flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock. Logic Symbol JK12x J SQ C K Q R Truth Table RN SN J K L L XX LHXX HLXX HHL L HH L H HHH L HHHH IL = Illegal C Q(n+1) QN(n+1) X IL IL XL H XH L ↑ NC NC ↑L H ↑H L ↑ QN(n) Q(n) NC = No Change Core Logic HDL Syntax Verilog .................... JK12x inst_name (Q, QN, C, J, K, RN, SN); VHDL...................... inst_name: JK12x port map (Q, QN, C, J, K, RN, SN); Pin Loading Pin Name J K C SN RN JK121 1.0 1.0 1.1 2.1 2.2 Equivalent Loads JK122 JK124 1.0 1.0 1.0 1.1 1.0 1.0 2.1 2.1 1.1 1.1 JK126 1.0 1.0 1.0 2.1 1.

Published: Mar 12, 2018 |