http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf




Motorola Electronic Components Datasheet

MC54F568 Datasheet

4-BIT BIDIRECTIONAL COUNTERS

No Preview Available !

MC54F568 pdf
4-BIT BIDIRECTIONAL COUNTERS
(WITH 3-STATE OUTPUTS)
The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible
counters with 3-state outputs. The F568 is a BCD decade counter; the F569
is a binary counter. They feature preset capability for programmable opera-
tion, carry lookahead for easy cascading, and a U/D input to control the direc-
tion of counting. For maximum flexibility there are both synchronous and mas-
ter asynchronous reset inputs as well as both Clocked Carry (CC) and
Terminal Count (TC) outputs. All state changes except Master Reset are initi-
ated by the rising edge of the clock. A HIGH signal on the Output Enable (OE)
input forces the output buffers into the high impedance state but does not pre-
vent counting, resetting or parallel loading.
4-Bit Bidirectional Counting
F568 Decade Counter
F569 Binary Counter
Synchronous Counting and Loading
Lookahead Carry Capability for Easy Cascading
Preset Capability for Programmable Operation
3-State Outputs for Bus Organized Systems
Master Reset (MR) Overrides All Other Inputs
Synchronous Reset (SR) Overrides Counting and Parallel Loading
VCC TC
20 19
CONNECTION DIAGRAM
CC OE O0 O1 O2 O3 CET
18 17 16 15 14 13 12
PE
11
1 2 3 4 5 6 7 8 9 10
U/D CP P0 P1 P2 P3 CEP MR SR GND
MC54/74F568
MC54/74F569
4-BIT
BIDIRECTIONAL
COUNTERS
(WITH 3-STATE OUTPUTS)
FASTSCHOTTKY TTL
20
1
20
1
20
1
J SUFFIX
CERAMIC
CASE 732-03
N SUFFIX
PLASTIC
CASE 738-03
DW SUFFIX
SOIC
CASE 751D-03
ORDERING INFORMATION
MC54FXXXJ Ceramic
MC74FXXXN Plastic
MC74FXXXDW SOIC
LOGIC SYMBOL
11 3 4 5 6
PE P0 P1 P2 P3
1 U/D
7 CEP
12 CET
2 CP
CC 18
TC 19
17 OE
MR SR O0 O1 O2 O3
8 9 16 15 14 13
FAST AND LS TTL DATA
4-220


Motorola Electronic Components Datasheet

MC54F568 Datasheet

4-BIT BIDIRECTIONAL COUNTERS

No Preview Available !

MC54F568 pdf
MC54/74F568 MC54/74F569
Symbol
VCC
TA
IOH
IOL
Supply Voltage
Parameter
Operating Ambient Temperature Range
Output Current — High
Output Current — Low
FUNCTIONAL DESCRIPTION
The F568 counts modulo-10 in the BCD (8421) sequence.
From state 9 (HLLH) it will increment to 0 (LLLL) in the Up
mode; in Down mode it will decrement from 0 to 9.The F569
counts in the modulo-16 binary sequence. From state 15 it will
increment to state 0 in the Up mode; in the Down mode it will
decrement from 0 to 15. The clock inputs of all flip-flops are
driven in parallel through a clock buffer. All state changes (ex-
cept due to Master Reset) occur synchronously with the LOW-
to-HIGH transition of the Clock Pulse (CP) input signal.
The circuits have five fundamental modes of operation, in
order of precedence: asynchronous reset, synchronous reset,
parallel load, count and hold. Five control inputs — Master Re-
set (MR), Synchronous Reset (SR), Parallel Enable (PE),
Count Enable Parallel (CEP) and Count Enable Trickle (CET)
— plus the Up/Down (U/D) input, determine the mode of op-
eration, as shown in the Mode Select Table. A LOW signal on
MR overrides all other inputs and asynchronously forces the
flip-flop Q outputs LOW. A LOW signal on SR overrides count-
ing and parallel loading and allows the Q outputs to go LOW
on the next rising edge of CP. A LOW signal on PE overrides
counting and allows information on the Parallel Data (Pn) in-
puts to be loaded into the flip-flops on the next rising edge of
CP. With MR, SR and PE HIGH, CEP and CET permit counting
when both are LOW. Conversely, a HIGH signal on either CEP
or CET inhibits counting.
The F568 and F569 use edge-triggered flip-flops and
changing the SR, PE, CEP , CET or U/D inputs when the CP
is in either state does not cause errors, provided that the rec-
ommended setup and hold times, with respect to the rising
edge of CP, are observed.
Two types of outputs are provided as overflow/underflow in-
dicators. The Terminal Count (TC) output is normally HIGH
and goes LOW providing CET is LOW, when the counter
reaches zero in the Down mode, or reaches maximum (9 for
the F568,15 for the F569) in the Up mode. TC will then remain
LOW until a state change occurs, whether by counting or pre-
setting, or until U/D or CET is changed. To implement synchro-
nous multistage counters, the connections between the TC
output and the CEP and CET inputs can provide either slow
or fast carry propagation. Figure A shows the connections for
simple ripple carry, in which the clock period must be longer
than the CP to TC delay of the first stage, plus the cumulative
CET to TC delays of the intermediate stages, plus the CET to
CP setup time of the last stage. This total delay plus setup time
sets the upper limit on clock frequency. For faster clock rates,
the carry lookahead connections shown in Figure B are rec-
ommended. In this scheme the ripple delay through the inter-
mediate stages commences with the same clock that causes
the first stage to tick over from max to min in the Up mode, or
min to max in the Down mode, to start its final cycle. Since this
final cycle takes 10 (F568) or 16 (F569) clocks to complete,
there is plenty of time for the ripple to progress through the in-
termediate stages. The critical timing that limits the clock peri-
Min Typ Max Unit
54, 74 4.5 5.0 5.5
V
54 – 55 25 125
°C
74 0 25 70
54, 74
– 3.0
mA
54, 74
24 mA
od is the CP to TC delay of the first stage plus the CEP to CP
setup time of the last stage. The TC output is subject to decod-
ing spikes due to internal race conditions and is therefore not
recommended for use as a clock or asynchronous reset for
flip-flops, registers or counters. For such applications, the
Clocked Carry (CC) output is provided. The CC output is nor-
mally HIGH. When CEP, CET, and TC are LOW, the CC output
will go LOW when the clock next goes LOW and will stay LOW
until the clock goes HIGH again, as shown in the CC Truth
Table. When the Output Enable (OE) is LOW, the parallel data
outputs O0–O3 are active and follow the flip-flop Q outputs. A
HIGH signal on OE forces O0–O3 to the High Z state but does
not prevent counting, loading or resetting.
LOGIC EQUATIONS:
Count Enable = CEPCETPE
Up (’F568): TC = Q0Q1Q2Q3(Up)CET
(’F569): TC = Q0Q1Q2Q3(Up)CET
Down (Both): TC = Q0Q1Q2Q3(Down)CET
CC TRUTH TABLE
Inputs
Output
SR PE CEP CET TC* CP
CC
LXX X X X
XLX X X X
XXH X X X
XXX H X X
XXX X H X
HHL L L
H
H
H
H
H
* = TC is generated internally
L = LOW Voltage Level
H = HIGH Voltage Level
FUNCTION TABLE
X = Don’t Care
= Low Pulse
Inputs
Operating Mode
MR SR PE CEP CET U/D CP
L X X X X X X Asynchronous reset
hlXX
X X Synchronous reset
h h l X X X Parallel load
hhh
l
l
h
Count up
(increment)
hhh
l
l
l
Count down
(decrement)
h HH
h HH
H
X
X XX
Hold (do nothing)
H XX
H = HIGH voltage level
h = HIGH voltage level one setup prior to the Low-to-High Clock transition
L = LOW voltage level
l = LOW voltage level one setup prior to the Low-to-High clock transition
X = Don’t care
= Low-to-High clock transition
FAST AND LS TTL DATA
4-221


Part Number MC54F568
Description 4-BIT BIDIRECTIONAL COUNTERS
Maker Motorola
Total Page 6 Pages
PDF Download
MC54F568 pdf
Download PDF File
[partsNo] view html
View PDF for Mobile






Related Datasheet

1 MC54F568 4-BIT BIDIRECTIONAL COUNTERS Motorola
Motorola
MC54F568 pdf
2 MC54F569 4-BIT BIDIRECTIONAL COUNTERS Motorola
Motorola
MC54F569 pdf






Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components