http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf




LatticeSemiconductor
LatticeSemiconductor

2096E Datasheet Preview

2096E Datasheet

In-SystemProgrammableSuperFASTHighDensityPLD

No Preview Available !

2096E pdf
ispLSI® 2096E
In-System Programmable
SuperFAST™ High Density PLD
Features
Functional Block Diagram
• SUPERFAST HIGH DENSITY IN-SYSTEM
PROGRAMMABLE LOGIC
— 4000 PLD Gates
— 96 I/O Pins, Six Dedicated Inputs
— 96 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100% Functional/JEDEC Upward Compatible with
ispLSI 2096 Devices
Output Routing Pool (ORP)
C7 C6 C5 C4
A0
DQ
A1 Logic D Q
A2 GLB Array D Q
DQ
A3
A4 A5 A6 A7
Output Routing Pool (ORP)
C3 C2 C1 C0
B7
Global Routing Pool
(GRP)
B6
B5
B4
B0 B1 B2 B3
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY
fmax = 180 MHz Maximum Operating Frequency
tpd = 5.0 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— 5V Programmable Logic Core
— ispJTAG™ In-System Programmable via IEEE 1149.1
(JTAG) Test Access Port
— User-Selectable 3.3V or 5V I/O Supports Mixed-
Voltage Systems
— PCI Compatible Outputs
— Open-Drain Output Option
— Electrically Erasable and Reprogrammable
— Non-Volatile
— Unused Product Term Shutdown Saves Power
• ispLSI OFFERS THE FOLLOWING ADDED FEATURES
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to
Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
Output Routing Pool (ORP)
Output Routing Pool (ORP)
Description
0919/2096E
The ispLSI 2096E is a High Density Programmable Logic
Device. The device contains 96 Registers, 96 Universal
I/O pins, six Dedicated Input pins, three Dedicated Clock
Input pins, two dedicated Global OE input pins and a
Global Routing Pool (GRP). The GRP provides complete
interconnectivity between all of these elements. The
ispLSI 2096E features 5V in-system programmability
and in-system diagnostic capabilities. The ispLSI 2096E
offers non-volatile reprogrammability of all logic, as well
as the interconnect to provide truly reconfigurable sys-
tems.
The basic unit of logic on the ispLSI 2096E device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. C7 (see Figure 1). There are a total of 24 GLBs in the
ispLSI 2096E device. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which can
be configured to be either combinatorial or
registered.Inputs to the GLB come from the GRP and
dedicated inputs. All of the GLB outputs are brought back
into the GRP so that they can be connected to the inputs
of any GLB on the device.
The device also has 96 I/O cells, each of which is directly
connected to an I/O pin. Each I/O cell can be individually
programmed to be a combinatorial input, output or bi-
directional I/O pin with 3-state control. The signal levels
are TTL compatible voltages and the output drivers can
source 4 mA or sink 8 mA. Each output can be pro-
grammed independently for fast or slow output slew rate
to minimize overall output switching noise. By connecting
Copyright © 1998 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
November 1998
2096e_03
1




LatticeSemiconductor
LatticeSemiconductor

2096E Datasheet Preview

2096E Datasheet

In-SystemProgrammableSuperFASTHighDensityPLD

No Preview Available !

2096E pdf
Functional Block Diagram
Figure 1. ispLSI 2096E Functional Block Diagram
Specifications ispLSI 2096E
Megablock
Generic Logic
Blocks (GLBs)
Input Bus
Output Routing Pool (ORP)
C7 C6 C5 C4
Input Bus
Output Routing Pool (ORP)
C3 C2 C1 C0
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
TDI/IN 0
TMS/IN 1
TDO
RESET
BSCAN
A0
Global
A1 Routing
Pool
(GRP)
A2
A3
A4 A5 A6 A7
Output Routing Pool (ORP)
Input Bus
B0 B1 B2 B3
Output Routing Pool (ORP)
Input Bus
I/O 63
B7 I/O 62
I/O 61
I/O 60
I/O 59
B6 I/O 58
I/O 57
I/O 56
I/O 55
I/O 54
B5 I/O 53
I/O 52
I/O 51
I/O 50
B4 I/O 49
I/O 48
0917/2096E
the VCCIO pins to a common 5V or 3.3V power supply,
I/O output levels can be matched to 5V or 3.3V compat-
ible voltages. When connected to a 5V supply, the I/O
pins provide PCI-compatible output drive.
Eight GLBs, 32 I/O cells, two dedicated inputs and two
ORPs are connected together to make a Megablock (see
Figure 1). The outputs of the eight GLBs are connected
to a set of 32 universal I/O cells by the two ORPs. Each
ispLSI 2096E device contains three Megablocks.
The GRP has as its inputs, the outputs from all of the
GLBs and all of the inputs from the bi-directional I/O cells.
All of these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.
Programmable Open-Drain Outputs
In addition to the standard output configuration, the
outputs of the ispLSI 2096E are individually program-
mable, either as a standard totem-pole output or an
open-drain output. The totem-pole output drives the
specified Voh and Vol levels, whereas the open-drain
output drives only the specified Vol. The Voh level on the
open-drain output depends on the external loading and
pull-up. This output configuration is controlled by a pro-
grammable fuse. The default configuration when the
device is in bulk erased state is totem-pole configuration.
The open-drain/totem-pole option is selectable through
the ispDesignEXPERT software tools.
Clocks in the ispLSI 2096E device are selected using the
dedicated clock pins. Three dedicated clock pins (Y0, Y1,
Y2) or an asynchronous clock can be selected on a GLB
basis. The asynchronous or Product Term clock can be
generated in any GLB for its own clock.
2




LatticeSemiconductor
LatticeSemiconductor

2096E Datasheet Preview

2096E Datasheet

In-SystemProgrammableSuperFASTHighDensityPLD

No Preview Available !

2096E pdf
Specifications ispLSI 2096E
Absolute Maximum Ratings 1
Supply Voltage Vcc .................................. -0.5 to +7.0V
Input Voltage Applied ........................ -2.5 to VCC +1.0V
Off-State Output Voltage Applied ..... -2.5 to VCC +1.0V
Storage Temperature ................................ -65 to 150°C
Case Temp. with Power Applied .............. -55 to 125°C
Max. Junction Temp. (TJ) with Power Applied ... 150°C
1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional
operation of the device at these or at any other conditions above those indicated in the operational sections of this specification
is not implied (while programming, follow the programming specifications).
DC Recommended Operating Condition
SYMBOL
VCC
VCCIO
VIL
VIH
PARAMETER
Supply Voltage: Logic Core, Input Buffers
5V
Supply Voltage: Output Drivers
3.3V
Input Low Voltage
Input High Voltage
Capacitance (TA=25°C, f=1.0 MHz)
SYMBOL
C1
C2
C3
PARAMETER
Dedicated Input Capacitance
I/O Capacitance
Clock Capacitance
Erase/Reprogram Specification
TA = 0°C to +70°C
MIN.
4.75
4.75
3.0
0
2.0
MAX. UNITS
5.25 V
5.25 V
3.6 V
0.8 V
Vcc+1
V
Table 2-0005/2096E
TYP
8
8
10
UNITS
pf
pf
pf
TEST CONDITIONS
VCC = 5.0V, VIN = 2.0V
VCC = 5.0V, VI/O = 2.0V
VCC = 5.0V, VY = 2.0V
Table 2-0006/2096E
PARAMETER
Erase/Reprogram Cycles
MINIMUM
10,000
MAXIMUM
UNITS
Cycles
Table 2-0008/2096E
3




Part Number 2096E
Description In-SystemProgrammableSuperFASTHighDensityPLD
Maker LatticeSemiconductor
Total Page 11 Pages
PDF Download
2096E pdf
Download PDF File
2096E pdf
View for Mobile






Related Datasheet

1 2096E In-SystemProgrammableSuperFASTHighDensityPLD LatticeSemiconductor
LatticeSemiconductor
2096E pdf
2 2096VE 3.3VIn-SystemProgrammableSuperFASTHighDensityPLD LatticeSemiconductor
LatticeSemiconductor
2096VE pdf
3 2096VL 2.5VIn-SystemProgrammableSuperFASTHighDensityPLD LatticeSemiconductor
LatticeSemiconductor
2096VL pdf




Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components