http://www.www.datasheet4u.com

900,000+ Datasheet PDF Search and Download

Datasheet4U offers most rated semiconductors datasheets pdf





ICST
ICST

ICS554-01 Datasheet Preview

ICS554-01 Datasheet

LOW SKEW 1 TO 4 CLOCK BUFFER

No Preview Available !

ICS554-01 pdf
www.DataSheet4U.com
PRELIMINARY INFORMATION
ICS554-01
LOW SKEW 1 TO 4 CLOCK BUFFER PECL IN, PECL OUT
Description
The ICS554-01 is a low skew clock buffer with a single
complimentary PECL input to four PECL outputs. Part
of ICS’ Clock BlocksTM family, this is our lowest skew
PECL clock buffer. For parts which do not require PECL
inputs or outputs, see the ICS553 for a 1 to 4 low skew
buffer, or the ICS552-02 for a 1 to 8 low skew buffer. For
more than 8 outputs see the MK74CBxxx BuffaloTM
series of clock drivers.
ICS makes many non-PLL and PLL based low skew
output devices as well as Zero Delay Buffers to
synchronize clocks. Contact us for all of your clocking
needs.
Features
Outputs are skew matched to within 50ps
Packaged in 16 pin TSSOP
One PECL input to 4 PECL output clock drivers
Operating Voltages of 3.3V to 5V
Block Diagram
IN
IN
VDD
1.1k
0.01mF
RES
VDD
62Ω 62Ω
Q0
Q0
270Ω 270Ω
VDD
62Ω 62Ω
Q2
Q2
270Ω 270Ω
VDD
62Ω 62
Q1
Q1
270Ω 270Ω
VDD
62Ω 62Ω
Q3
Q3
270Ω 270Ω
MDS 554-01 A
1
Revision 031901
Integrated Circuit Systems G 525 Race Street, San Jose, CA 95126 G tel (408) 295-9800 G www.icst.com



ICST
ICST

ICS554-01 Datasheet Preview

ICS554-01 Datasheet

LOW SKEW 1 TO 4 CLOCK BUFFER

No Preview Available !

ICS554-01 pdf
PRELIMINARY INFORMATION
ICS554-01
LOW SKEW 1 TO 4 CLOCK BUFFER PECL IN, PECL OUT
Pin Assignment
NC
VDD
Q0
Q0
Q1
Q1
GND
IN
1
2
3
4
5
6
7
8
16 RES
15 VDD
14 Q3
13 Q3
12 Q2
11 Q2
10 GND
9 IN
16 P in TS S O P
Pin Descriptions
Pin Pin
Number Name
1 NC
2 VDD
3 Q0
4 Q0
5 Q1
6 Q1
7 GND
8 IN
9 IN
10 GND
11 Q2
12 Q2
13 Q3
14 Q3
15 VDD
16 RES
Pin
Type
-
Power
Output
Output
Output
Output
Power
Input
Input
Power
Output
Output
Output
Output
Power
Input
Pin Description
No Connect.
Connect to +2.5 V, +3.3V or +5.0V. Must be the same as pin 15.
Clock Output Q0
Clock Output Q0
Clock Output Q1
Clock Output Q1
Ground
PECL Clock Input
Complementary PECL Clock Input
Ground
Clock Output Q2
Clock Output Q2
Clock Output Q3
Clock Output Q3
Connect to +2.5V, +3.3V or +5.0V. Must be the same as pin 2
Bias Resistor Input.
MDS 554-01 A
2
Revision 031901
Integrated Circuit Systems G 525 Race Street, San Jose, CA 95126 G tel (408) 295-9800 G www.icst.com


Part Number ICS554-01
Description LOW SKEW 1 TO 4 CLOCK BUFFER
Maker ICST
Total Page 5 Pages
PDF Download
ICS554-01 pdf
Download PDF File
ICS554-01 pdf
View for Mobile



Buy Electronic Components




Related Datasheet

1 ICS554-01 LOW SKEW 1 TO 4 CLOCK BUFFER ICST
ICST
ICS554-01 pdf
2 ICS554-01A LOW SKEW 1 TO 4 CLOCK BUFFER ICST
ICST
ICS554-01A pdf






Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

site map

webmaste! click here

contact us

Buy Components