89C51 Datasheet | Specifications & PDF Download

Features • 80C52 Compatible – 8051 Pin and Instruction Compatible – Four 8-bit I/O ports + 2 I/O 2-wire Interface (TWI) Pins – Three 16-bit Timer/Coun

(16 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode – Dual Data Pointer – Full-duplex Enh

(16 views)

Features • Programmable Audio Output for Interfacing with Common Audio DAC – PCM Format Compatible – I2S Format Compatible • 8-bit MCU C51 Core-based

(16 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 256 Bytes of On-chip XRAM • 16K Bytes of On-chip Flash Memory – Data Retention: 10 Yea

(13 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24MHz in X2 Mode – Dual Data Pointer – Full-duplex Enha

(11 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 1K Bytes of On-chip XRAM • 32K Bytes of On-chip Flash Memory – Data Retention: 10 Year

(10 views)

Features • 80C51 Core : – 6 Clocks per Instruction – Speed up to 16 MHz • 768 Bytes RAM • AT83C5122: 32 Kbytes ROM • AT83C5123: 30 Kbytes ROM • AT85C5

(10 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24MHz in X2 Mode – Dual Data Pointer – Full-duplex Enha

(10 views)

Features • 80C52X2 Core (6 Clocks per Instruction) – Maximum Core Frequency 48 MHz in X1 Mode, 24 MHz in X2 Mode – Dual Data Pointer – Full-duplex Enh

(10 views)

www.DataSheet4U.com www.DataSheet4U.com 1 ¸öʱÖÓ / »úÆ÷ÖÜÆÚ £¬ ¸ßËÙ ¡¢ ¸ß¿É¿¿ £¬ 4 · P W M £¬ 8 ·¸ßËÙ A / D ת»» DIP-28/20 £¬ SOP-28/20 ³¬Ð¡·

(10 views)

Features • • • • • • • • • • • • www.DataSheet4U.com 80C51 Core Architecture 256 Bytes of On-chip RAM 1K Bytes of On-chip ERAM 32K Bytes of On-chip Fl

(10 views)

Features • Compatible with MCS®-51 Products • 32K Bytes of Reprogrammable Flash Memory • Endurance: 10,000 Write/Erase Cycles • 4V to 5.5V Operating R

(9 views)

Features • MPEG I/II-Layer 3 Hardwired Decoder – Stand-alone MP3 Decoder – 48, 44.1, 32, 24, 22.05, 16 kHz Sampling Frequency – Separated Digital Volu

(9 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 256 Bytes of On-chip XRAM • 16K Bytes of On-chip Flash Memory – Data Retention: 10 Yea

(9 views)

Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 2048 Bytes of On-chip ERAM • 64K Bytes of On-chip Flash Memory – Data Retention: 10 Ye

(8 views)

Features • 80C52 Compatible – 8051 Instruction Compatible – Six 8-bit I/O Ports (64 pins or 68 Pins Versions) – Four 8-bit I/O Ports (44 Pins Version)

(8 views)

Features • 80C52 Compatible – 8051 Pin and Instruction Compatible – Four 8-bit I/O Ports – Three 16-bit Timer/Counters – 256 Bytes Scratch Pad RAM – 9

(8 views)

Features • Protocol – UART Used as a Physical Layer – Based on the Intel Hex-type Records – Autobaud • In-System Programming – Read/Write Flash Memory

(8 views)

Features • MPEG I/II-Layer 3 Hardwired Decoder – Stand-alone MP3 Decoder – 48, 44.1, 32, 24, 22.05, 16 kHz Sampling Frequency – Separated Digital Volu

(8 views)

Features • Protocol – USB Used as a Physical Layer – Device Firmware Upgrade Class Compliant – Auto-Frequency Detection • In-System Programming – Read

(8 views)