·
166 Hits
and benefits
ARM926EJ-S processor, running at CPU clock speeds up to 266 MHz. Vector Floating Point (VFP) coprocessor. 32 kB instruction cache a...
·
133 Hits
in a single device.
To measure the angle, only a simple two-pole magnet, rotating over the center of the chip, is required. The magnet may be placed a...
·
55 Hits
and a high level of support block integration.
The LPC185x/3x/2x/1x operate at CPU frequencies of up to 180 MHz. The ARM Cortex-M3 CPU incorporates a...
·
54 Hits
of the 8052 : 8 K bytes of ROM ; 256 bytes of RAM ; 32 I/O lines ; three 16 bit timers ; a 6-source, 2-level interrupt structure ; a full duplex seria...
·
50 Hits
and a high level of support block integration. The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local...
·
42 Hits
and a high level of support block integration.
The LPC185x/3x/2x/1x operate at CPU frequencies of up to 180 MHz. The ARM Cortex-M3 CPU incorporates a...
·
35 Hits
• Single Power Supply Operation - Low voltage range: 2.3 V – 3.6 V • Memory Organization - Pm25LD512: 64K x 8 (512 Kbit) - Pm25LD010: 128K x 8 (1 Mbit...
·
35 Hits
Single chip USB to parallel FIFO bidirectional data transfer interface.
Entire USB protocol handled on the chip. No USB specific firmware p...
·
33 Hits
► High performance ► High relative accuracy (INL): ±3 LSB maximum at 16 bits ► Total unadjusted error (TUE): ±0.14% of FSR maximum ► Offset error: ±1....
·
30 Hits
2. Features
2.1 Key features
I ARM926EJ-S processor with 32 kB instruction cache and 32 kB data cache, running at up to 208 MHz.
I 64 kB of SRAM. I H...
·
30 Hits
and a high level of support block integration. The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local...