·
2 Hits
four modes of operation. In the addressable latch mode, data on the D input is written into the latch addressed by the inputs A0 to A3. The addressed ...
·
2 Hits
latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B, and C inputs. When ENABLE i...
·
2 Hits
four modes of operation. In the addressable latch mode, data on the D input is written into the latch addressed by the inputs A0 to A3. The addressed ...
·
2 Hits
four modes of operation. In the addressable latch mode, data on the D input is written into the latch addressed by the inputs A0 to A3. The addressed ...
·
1 Hits
bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. • • • • • • Output Drive Cap...
·
1 Hits
could impose a transient wrong address. Therefore, this should only be done while in the memory mode. • • • • • • Output Drive Capability: 10 LSTTL Lo...
·
1 Hits
• Wide operating voltage range of 2 V to 6 V • High-current inverting outputs drive up to 10
LSTTL loads • Low power consumption, 80-μA max ICC • Typi...
·
1 Hits
• Wide operating voltage range of 2 V to 6 V • High-current inverting outputs drive up to 10
LSTTL loads • Low power consumption, 80-μA max ICC • Typi...
·
1 Hits
• Wide operating voltage range of 2 V to 6 V • High-current inverting outputs drive up to 10
LSTTL loads • Low power consumption, 80-μA max ICC • Typi...
·
1 Hits
• Wide operating voltage range of 2 V to 6 V • High-current inverting outputs drive up to 10
LSTTL loads • Low power consumption, 80-μA max ICC • Typi...